| Thesis |
|
Students in electronics, informatics, mathematics wishing to spend their master thesis time working
in Ylichron Srl on research projects about parallelizing compilers, VHDL Intellectual Properties
(IP) design, process mapping, should contact info(--at--)ylichron.it (replace (--at--) with @).
8 months is the typical time to develop a master thesis in Ylichron Srl.
|
|
| Stage |
|
Graduated in electronics, informatics, mathematics wishing to spend up to six months working in
Ylichron Srl to update and increase their technological skills (topics are connected to the developing
of parallelizing compilers for innovative architectures, design of VHDL IPs, optimization of program
structure) should contact info(--at--)ylichron.it (replace (--at--) with @).
At the end of the stage it will be released a certification about the acquired technological skills.
Small expense refunding can be considered, in the order of 100 up to 300 Euro/month.
|
|
| Job |
|
Graduated in electronics, informatics, mathematics should submit their CV to info(--at--)ylichron.it
(replace (--at--) with @).
|